

## STW26NM60N

# N-channel 600 V, 0.135 Ω typ., 20 A MDmesh™ II Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max	ID
STW26NM60N	600 V	0.165 Ω	20 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STW26NM60N	26NM60N	TO-247	Tube

Contents STW26NM60N

## **Contents**

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

STW26NM60N Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	600	V
$V_{GS}$	Gate-source voltage	±30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	20	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	12.6	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	80	Α
Ртот	Total dissipation at T <sub>C</sub> = 25 °C	140	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 (0 150	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.89	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
las	Single pulse avalanche current (pulse width limited by $T_{\text{jmax}}$ )	6	А
Eas	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AS</sub> , V <sub>DD</sub> =50 V)	610	mJ

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Pulse}$  width limited by safe operating area.

 $<sup>^{(2)}</sup>I_{SD} \le 20$  A, di/dt  $\le 400$  A/ $\mu$ s,  $V_{DS(peak)} \le V_{(BR)DSS}$ ,  $V_{DD} \le 80\%$   $V_{(BR)DSS}$ 

Electrical characteristics STW26NM60N

## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	600			V
	Zoro goto voltogo droip	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 600 V			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±0.1	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		0.135	0.165	Ω

#### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1800	ı	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$	-	115	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	6	-	pF
Coss eq. (1)	Equivalent output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	310	1	pF
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 20 \text{ A},$	-	60	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V	-	8.5	ı	nC
$Q_{gd}$	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	30	1	nC
Rg	Gate input resistance	f=1 MHz, I <sub>D</sub> =0 A	-	2.8	-	Ω

#### Notes:

**Table 7: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 10 \text{ A},$	-	13	-	ns
tr	Rise time	R <sub>G</sub> = 4.7 $\Omega$ , V <sub>GS</sub> = 10 V (see Figure 13: "Test circuit for	ı	25	1	ns
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	85	-	ns
t <sub>f</sub>	Fall time	and Figure 18: "Switching time waveform")	-	50	-	ns



<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDs

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		20	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				80	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0 V	-		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/μs	-	370		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	5.8		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	31.6		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 20 A, di/dt = 100 A/μs	-	450		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$	-	7.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	32.5		А

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%

## 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

HV28050

Vos=10V

40

9V

7V


5V


10


5V

10

5 10 15 20 Vps(V)








STW26NM60N Electrical characteristics


Figure 8: Capacitance variations

C
(pF)
10000
1000
Ciss
Coss
10
0.1
1
10
100
VDS(V)

Figure 9: Normalized gate threshold voltage vs temperature AM03321v1 VGS(th) (norm) 1.1  $I\text{D}=250~\mu\text{A}$ 1.0 0.9 0.8 0.7 -50 -25 0 25 50 75 100 T)(°C)

Figure 10: Normalized on-resistance vs temperature AM03322v1 RDS(on) (norm) 2.1 VGS = 10V1.7 1.3 0.9 0.5 -50 -25 25 50 75 100 TJ(°C)





Test circuits STW26NM60N

### 3 Test circuits







Figure 15: Test circuit for inductive load switching and diode recovery times







## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 TO-247 package information




Figure 19: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW26NM60N Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
07-Jul-2016	1	First release.
12-Dec-2016	2	Modified Table 6: "Dynamic" and Table 8: "Source-drain diode"  Modified Section 2.1: "Electrical characteristics (curves)"  Minor text changes

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

