

10BASE-T/100BASE-TX Physical Layer Transceiver

Highlights

- Single-Chip Ethernet Physical Layer Transceiver (PHY)
- HP Auto-MDIX Support

Target Applications

- Printer
- LOM
- Game Console
- IPTV
- IP Phone
- IP Set-Top Box

Key Benefits

- Single-Chip 10BASE-T/100BASE-TX Physical Layer Solution
- Fully Compliant To IEEE 802.3u Standard
- Low Power CMOS Design, Power Consumption of <180 mW
- HP Auto MDI/MDI-X For Reliable Detection and Correction for Straight-Through and Crossover Cables with Disable and Enable Option
- Robust Operation Over Standard Cables
- · Power Down and Power Saving Modes
- MII Interface Support (KSZ8041NL Only)
- RMII Interface Support with External 50-MHz System Clock (KSZ8041NL Only)
- RMII Interface Support with 25-MHz Crystal/Clock Input and 50-MHz Reference Clock Output to MAC (KSZ8041RNL Only)
- MIIM (MDC/MDIO) Management Bus to 6.25 MHz for Rapid PHY Register Configuration
- Interrupt Pin Option
- Programmable LED Outputs for Link, Activity and Speed
- ESD Rating (6 kV)
- Single Power Supply (3.3V)
- Built-in 1.8V Regulator for Core
- Available In 32-pin 5 mm × 5 mm QFN Package

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

1.0 General Description	4
2.0 Pin Description and Configuration	6
3.0 Functional Description	. 17
4.0 Registers	. 29
5.0 Operational Characteristics	. 38
6.0 Electrical Characteristics	. 39
7.0 Timing Diagrams	. 40
8.0 Selection of Isolation Transformer	. 50
9.0 Selection of Reference Crystal	. 51
10.0 Package Outline & Recommended Land Pattern	. 52
Appendix A: Data Sheet Revision History	. 53
Appendix A: Data Sheet Revision History The Microchip Web Site	. 54
Customer Change Notification Service	. 54
Customer Support	. 54
Product Identification System	. 55

1.0 GENERAL DESCRIPTION

The KSZ8041NL is a single supply 10BASE-T/100BASE-TX physical layer transceiver, which provides MII/RMII interfaces to transmit and receive data. A unique mixed-signal design extends signaling distance while reducing power consumption.

HP Auto MDI/MDI-X provides the most robust solution for eliminating the need to differentiate between crossover and straight-through cables.

The KSZ8041NL represents a new level of features and performance and is an ideal choice of physical layer transceiver for 10BASE-T/100BASE-TX applications.

The KSZ8041RNL is an enhanced Reduced Media Independent Interface (RMII) version of the KSZ8041NL that does not require a 50-MHz system clock. It uses a 25-MHz crystal for its input reference clock and outputs a 50-MHz RMII reference clock to the media access control (MAC).

The KSZ8041NL and KSZ8041RNL are available in 32-pin, lead-free QFN packages (see Product Identification System).



FIGURE 1-1: KSZ8041NL FUNCTIONAL DIAGRAM





2.0 PIN DESCRIPTION AND CONFIGURATION

2.1 KSZ8041NL Pin Description and Configuration

FIGURE 2-1: KSZ8041NL 32-QFN PIN ASSIGNMENT (TOP VIEW)



TABLE 2-1: KSZ8041NL	PIN DESCRIPTION
----------------------	-----------------

Pin Number	Symbol	Buffer Type (Note 2-1)	Description
1	GND	Gnd	Ground
2	VDDPLL_1.8	Р	1.8V Analog V_{DD} Decouple with 1.0-µF and 0.1-µF capacitors to ground.
3	VDDA_3.3	Р	3.3V Analog V _{DD}
4	RX-	I/O	Physical receive or transmit signal (- differential)
5	RX+	I/O	Physical receive or transmit signal (+ differential)
6	TX-	I/O	Physical transmit or receive signal (- differential)

г				
Pin Number	Symbol	Buffer Type (Note 2-1)	Description	
7	TX+	I/O	Physical transmit or receive signal (+ differential)	
8	хо	0	Crystal Feedback. This pin is used only in MII mode when a 25-MHz crystal is used. This pin is a no connect if an oscillator or an external clock source is used, or if RMII mode is selected.	
9	XI / REFCLK	I	Crystal/Oscillator/External Clock Input: MII mode: 25 MHz ±50 ppm (crystal, oscillator, or external clock) RMII mode: 50 MHz ±50 ppm (oscillator or external clock only)	
10	REXT	I/O	Set physical transmit output current. Connect a 6.49-K Ω resistor in parallel with a 100-pF capacitor to ground on this pin.	
11	MDIO	I/O	Management Interface (MII) Data I/O This pin requires an external 4.7-K Ω pull-up resistor.	
12	MDC	I	Management Interface (MII) Clock Input This pin is synchronous to the MDIO data interface.	
13	RXD3 / PHYAD0	lpu/O	MII mode: Receive Data Output[3] (Note 2-2) Config mode: The pull-up/pull-down value is latched as PHY- ADDR[0] during power-up or reset. See "Strap-In option – KSZ8041NL" for details.	
14	RXD2 / PHYAD1	lpd/O	MII mode: Receive Data Output[2] (Note 2-2) Config mode: The pull-up/pull-down value is latched as PHY- ADDR[1] during power-up or reset. See "Strap-In option – KSZ8041NL" for details.	
15	RXD1 / RXD[1] / PHYAD2	lpd/O	MII mode: Receive Data Output[1] (Note 2-2) RMII mode: Receive Data Output[1] (Note 2-3) Config mode: The pull-up/pull-down value is latched as PHY- ADDR[2] during power-up or reset. See "Strap-In option – KSZ8041NL" for details.	
16	RXD0 / RXD[0] / DUPLEX	lpu/O	MII mode: Receive Data Output[0] (Note 2-2). RMII mode: Receive Data Output[0] (Note 2-3). Config mode: Latched as DUPLEX (register 0h, bit 8) during power- up or reset. See "Strap-In option – KSZ8041NL" for details.	
17	VDDIO_3.3	Р	3.3V Digital V _{DD}	
18	RXDV / CRSDV / CONFIG2	lpd/O	MII mode: Receive Data Valid Output RMII mode: Carrier Sense/Receive Data Valid Output Config mode: The pull-up/pull-down value is latched as CONFIG2 during power-up or reset. See "Strap-In option – KSZ8041NL" for details.	
19	RXC	0	MII mode: Receive Clock Output	
20	RXER / RX_ER / ISO	lpd/O	MII mode: Receive Error Output RMII mode: Receive Error Output Config mode: The pull-up/pull-down value is latched as ISOLATE during power-up or reset. See "Strap-In option – KSZ8041NL" for details.	

TABLE 2-1: KSZ8041NL PIN DESCRIPTION (CONTINUED)

Pin Number	Symbol	Buffer Type (Note 2-1)	Description
21	INTRP	Opu	Interrupt Output: Programmable Interrupt Output Register 1Bh is the Interrupt Control/Status Register for program- ming the interrupt conditions and reading the interrupt status. Regis- ter 1Fh bit 9 sets the interrupt output to active low (default) or active high.
22	TXC	0	MII mode: Transmit Clock Output
23	TXEN / TX_EN	I	MII mode: Transmit Enable Input RMII mode: Transmit Enable Input
24	TXD0 / TXD[0]	I	MII mode: Transmit Data Input[0] (Note 2-4) RMII mode: Transmit Data Input[0] (Note 2-5)
25	TXD1 / TXD[1]	I	MII mode: Transmit Data Input[1] (Note 2-4) RMII mode: Transmit Data Input[1] (Note 2-5)
26	TXD2	I	MII mode: Transmit Data Input[2] (Note 2-4)
27	TXD3	I	MII mode: Transmit Data Input[3] (Note 2-4)
28	COL/CONFIG0	lpd/O	MII mode: Collision Detect Output Config mode: The pull-up/pull-down value is latched as CONFIG0 during power-up or reset. See "Strap-In option – KSZ8041NL" for details.
29	CRS/CONFIG1	lpd/O	MII mode: Collision Sense Output Config mode: The pull-up/pull-down value is latched as CONFIG1 during power-up or reset. See "Strap-In option – KSZ8041NL" for details.

TABLE 2-1:KSZ8041NL PIN DESCRIPTION (CONTINUED)

Pin Number	Symbol	Buffer Type (Note 2-1)	Description				
			LED Output: Programmable LED0 Output Config ode: Latched as Auto-Negotiation Enable (register 0h, bit 12) during power-up or reset. See Strap-In option – KSZ8041NL for details. The LED0 pin is programmable via register 1Eh bits [15:14] and is defined as follows: LED Mode = [00]				
			Link/Activity	Pin State	LED Definition		
	LED0 / NWAYEN		No Link	Н	OFF		
			Link	L	ON		
30			Activity	Toggle	Blinking		
50			LED Mode = [01]				
			No Link	H	OFF		
					Link	L	ON
			<u>LED Mode = [10]</u> Reserved <u>LED Mode = [11]</u> Reserved	I			

TABLE 2-1: KSZ8041NL PIN DESCRIPTION (CONTINUED)

Pin Number	Symbol	Buffer Type (Note 2-1)	Description				
			LED Output: Programmable LED1 Output Config mode: Latched as SPEED (register 0h, bit 13) up or reset. See Strap-In option – KSZ8041NL for det The LED1 pin is programmable via register 1Eh bits [defined as follows: LED Mode = [00]				
			Speed	Pin State	LED Definition		
			10BT	Н	OFF		
			100BT	L	ON		
			LED Mode = [01]	Pin State	LED Definition		
			No Activity	Н	OFF		
			Activity	Toggle	Blinking		
			<u>LED Mode = [10]</u> Reserved <u>LED Mode = [11]</u> Reserved				
32	RST#	I	Chip Reset (active I	ow)			
PADDLE	GND	Gnd	Ground				
Note 2-1	P = Power supply	/	1				

TABLE 2-1: KSZ8041NL PIN DESCRIPTION (CONTINUED)

	0.12	0.15	
Note 2-1		al hternal pull-do hternal pull-up h internal pull- n internal pull-	(40K ±30%)
Note 2-2			ts are synchronous with RXCLK. When RXDV is asserted, RXD[3:0] AC through the MII. RXD[3:0] is invalid when RXDV is deasserted.
Note 2-3			bits are synchronous with REF_CLK. For each clock period in which of recovered data are sent from the PHY.
Note 2-4			ts are synchronous with TXCLK. When TXEN is asserted, TXD[3:0] ne MAC through the MII. TXD[30] has no effect when TXEN is

Note 2-5 RMII Tx mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC.

2.2 STRAP-IN OPTION – KSZ8041NL

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap-in pins on the MII/RMII signals to be latched high. In this case, it is recommended to add 1K pull-downs on these PHY strap-in pins to ensure the PHY does not strap in to ISO-LATE mode, or is not configured with an incorrect PHY Address.

Pin Number	Pin Name	Type (Note 2-1)		Pin Function			
15	PHYAD2	lpd/O	The PHY Address is latched at power-up or reset and is configurable to any				
14	PHYAD1	lpd/O	value from 1 to 7.				
13	PHYAD0	Ipu/O	The default PHY Addres PHY Address bits [4:3] a				
18	CONFIG2	lpd/O		in pins are latched at power-up or reset and are			
29	CONFIG1	lpd/O	defined as follows:				
			CONFIG[2:0]	Mode			
			000	MII (default)			
			001	RMII			
			010	Reserved - not used			
28	CONFIG0	lpd/O	011	Reserved - not used			
		I	100	MII 100 Mbps Preamble Restore			
			101	Reserved - not used			
			110	Reserved - not used			
			111	Reserved - not used			
20	ISO	lpd/O	ISOLATE mode: Pull-up = Enable Pull-down (default) = Disable During power-up or reset, this pin value is latched into register 0h bit 10.				
31	SPEED	lpu/O	SPEED mode: Pull-up (default) = 100 Mbps Pull-down = 10 Mbps During power-up or reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.				
16	DUPLEX	lpu/O	DUPLEX mode: Pull-up (default) = Half Duplex Pull-down = Full Duplex During power-up or reset, this pin value is latched into register 0h bit 8 as the Duplex mode.				
30	NWAYEN	lpu/O	Nway Auto-Negotiation Enable: Pull-up (default) = Enable Auto-Negotiation Pull-down = Disable Auto-Negotiation During power-up or reset, this pin value is latched into register 0h bit 12.				

TABLE 2-2: STRAP-IN OPTION – KSZ8041NL

Note 2-1 Ipu/O = Input with internal pull-up (40K \pm 30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K \pm 30%) during power-up/reset; output pin otherwise.

2.3 KSZ8041RNL Pin Description and Configuration



FIGURE 2-2: KSZ8041RNL 32-QFN PIN ASSIGNMENT (TOP VIEW)

TABLE 2-3:KSZ8041RNL PIN DESCRIPTION

Pin Number	Pin Name	Type (Note 2-1)	Pin Function
1	GND	Gnd	Ground
2	VDDPLL_1.8	Р	1.8V Analog V _{DD} Decouple with 1.0-μF and 0.1-μF capacitors to ground.
3	VDDA_3.3	Р	3.3V Analog V _{DD}
4	RX-	I/O	Physical receive or transmit signal (- differential)
5	RX+	I/O	Physical receive or transmit signal (+ differential)
6	TX-	I/O	Physical transmit or receive signal (- differential)
7	TX+	I/O	Physical transmit or receive signal (+ differential)
8	хо	0	Crystal Feedback for 25-MHz Crystal This pin is a no connect if an oscillator or an external clock source is used.
9	XI	I	Crystal/Oscillator/External Clock Input 25 MHz ±50 ppm
10	REXT	I/O	Set physical transmit output current. Connect a 6.49-k Ω resistor in parallel with a 100-pF capacitor to ground on this pin. See KSZ8041RNL reference schematics.

TABLE 2-3:	KSZ8041RNL PIN DESCRIPTION (CONTINUED)						
Pin Number	Pin Name	Type (Note 2-1)	Pin Function				
11	MDIO	I/O	Management Interface (MII) Data I/O This pin requires an external 4.7-k Ω pull-up resistor.				
12	MDC	I	Management Interface (MII) Clock Input This pin is synchronous to the MDIO data interface.				
13	PHYAD0	lpu/O	The pull-up/pull-down value is latched as PHYADDR[0] during power-up or reset. See Strap-In option – KSZ8041RNL for details.				
14	PHYAD1	lpd/O	The pull-up/pull-down value is latched as PHYADDR[1] during power-up or reset. See Strap-In option – KSZ8041RNL for details.				
15	RXD1 / PHYAD2	lpd/O	RMII mode: RMII Receive Data Output[1] (Note 2-2) Config mode: The pull-up/pull-down value is latched as PHYADDR[2] during power-up or reset. See Strap-In option – KSZ8041RNL for details.				
16	RXD0 / DUPLEX	lpu/O	RMII mode: RMII Receive Data Output[0]] (Note 2-2) Config mode: Latched as DUPLEX (register 0h, bit 8) during power-up or reset. See Strap-In option – KSZ8041RNL for details.				
17	VDDIO_3.3	Р	3.3V Digital V _{DD}				
18	CRSDV / CONFIG2	lpd/O	RMII mode: Carrier Sense/Receive Data Valid Output Config mode: The pull-up/pull-down value is latched as CONFIG2 during power-up or reset. See <u>Strap-In option</u> – KSZ8041RNL for details.				
19	REF_CLK	0	50 MHz Clock Output This pin provides the 50-MHz RMII reference clock output to the MAC.				
20	RXER / RX_ER / ISO	lpd/O	RMII mode: Receive Error Output. Config mode: The pull-up/pull-down value is latched as ISO- LATE during power-up or reset. See Strap-In option – KSZ8041RNL for details.				
21	INTRP	Ори	Interrupt Output: Programmable Interrupt Output Register 1Bh is the Interrupt Control/Status Register for pro- gramming the interrupt conditions and reading the interrupt status. Register 1Fh bit 9 sets the interrupt output to active low (default) or active high.				
22	NC	0	No Connect				
23	TX_EN	1	RMII Transmit Enable Input				
24	TXD0	1	RMII Transmit Data Input[0] (Note 2-3)				
25	TXD1	I	RMII Transmit Data Input[1] (Note 2-3)				
26	NC	1	No Connect				
27	NC	1	No Connect				
28	CONFIG0	lpd/O	The pull-up/pull-down value is latched as CONFIG0 during power-up or reset. See Strap-In option – KSZ8041RNL for details.				
29	CONFIG1	lpd/O	The pull-up/pull-down value is latched as CONFIG1 during power-up or reset. See Strap-In option – KSZ8041RNL for details.				

TABLE 2-3:	KSZ8041RNL PIN DESCRIPTION (CONTINUED)

FABLE 2-3 :	KSZ8041RNL F		N (CONTINUED)				
Pin Number	Pin Name	Type (Note 2-1)		Pin Function			
			0h, bit 12) during p KSZ8041RNL for d	hed as Auto-Nego ower-up or reset. letails. ogrammable via r	output tiation Enable (registe See Strap-In option – egister 1Eh bits [15:14		
			Link/Activity	Pin State	LED Definition		
			No Link	H	OFF		
			Link	L	ON		
30	LED0 / NWAYEN	lpu/O	Activity	Toggle	Blinking		
			LED Mode = [01]				
			Link	Pin State	LED Definition		
			No Link	Н	OFF		
			Link	L	ON		
			details.	ogrammable via r	on – KSZ8041RNL for egister 1Eh bits [15:14		
			Speed	Pin State	LED Definition		
			10BT	H	OFF		
31	LED1 /	lpu/O	100BT	L	ON		
31	SPEED	ipu/O	LED Mode = [01]				
			Activity	Pin State	LED Definition		
			No Activity	H	OFF		
			Activity	Toggle	Blinking		
		 	Reserved				
20			Chip Reset (active low)				
32 PADDLE	RST# GND	I Gnd	Ground	IOW)			

TABLE 2-3: KSZ8041RNL PIN DESCRIPTION (CONTINUED)

- Note 2-1 P = Power supply Gnd = Ground I = Input O = Output I/O = Bi-directional Opu = Output with internal pull-up (40K ±30%) Ipu/O = Input with internal pull-up (40K ±30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K ±30%) during power-up/reset; output pin otherwise.
 Note 2-2 RMII Rx mode: The RXD[1:0] bits are synchronous with REF_CLK. For each clock period in which CRS DV is asserted, two bits of recovered data are sent from the PHY.
- **Note 2-3** RMII Tx mode: The TXD[1:0] bits are synchronous with REF_CLK. For each clock period in which TX_EN is asserted, two bits of data are received by the PHY from the MAC.

2.4 STRAP-IN OPTION – KSZ8041RNL

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may drive high during power-up or reset, and consequently cause the PHY strap-in pins on the RMII signals to be latched high. In this case, it is recommended to add 1K pull-downs on these PHY strap-in pins to ensure the PHY does not strap in to ISOLATE mode, or is not configured with an incorrect PHY Address.

Pin Number	Pin Name	Type (Note 2-1)		Pin Function	
15	PHYAD2	lpd/O	The PHY Address is latcl	hed at power-up or reset and is configurable to any	
14	PHYAD1	lpd/O	value from 1 to 7.		
13	PHYAD0	lpu/O	The default PHY Addres PHY Address bits [4:3] a		
18	CONFIG2	lpd/O	The CONFIG[2:0] strap-	in pins are latched at power-up or reset and are	
29	CONFIG1	lpd/O	defined as follows:		
			CONFIG[2:0]	Mode	
			000	Reserved - not used	
			001	RMI	
			010	Reserved - not used	
28	CONFIG0	lpd/O	011	Reserved - not used	
20	0011100	ipu/o	100	Reserved - not used	
			101	Reserved - not used	
			110 Reserved - not used		
			111	Reserved - not used	
20	ISO	lpd/O	ISOLATE mode: Pull-up = Enable Pull-down (default) = Disable During power-up or reset, this pin value is latched into register 0h bit 10.		
31	SPEED	lpu/O	SPEED mode: Pull-up (default) = 100 Mbps Pull-down = 10 Mbps During power-up or reset, this pin value is latched into register 0h bit 13 as the Speed Select, and also is latched into register 4h (Auto-Negotiation Advertisement) as the Speed capability support.		
16	DUPLEX	lpu/O	DUPLEX mode: Pull-up (default) = Half Duplex Pull-down = Full Duplex During power-up or reset, this pin value is latched into register 0h bit 8 as the Duplex mode.		
30	NWAYEN	lpu/O	Nway Auto-Negotiation Enable: Pull-up (default) = Enable Auto-Negotiation Pull-down = Disable Auto-Negotiation During power-up or reset, this pin value is latched into register 0h bit 12.		

TABLE 2-4: STRAP-IN OPTION – KSZ8041RNL

Note 2-1 Ipu/O = Input with internal pull-up (40K \pm 30%) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (40K \pm 30%) during power-up/reset; output pin otherwise.

3.0 FUNCTIONAL DESCRIPTION

The KSZ8041NL is a single 3.3V supply Fast Ethernet transceiver. It is fully compliant with the IEEE 802.3u specification.

On the media side, the KSZ8041NL supports 10BASE-T and 100BASE-TX with HP auto MDI/MDI-X for reliable detection of and correction for straight-through and crossover cables.

The KSZ8041NL offers a choice of MII or RMII data interface connection with the MAC processor. The MII management bus option gives the MAC processor complete access to the KSZ8041NL control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll for PHY status change.

Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size.

The KSZ8041RNL is an enhanced RMII version of the KSZ8041NL that does not require a 50-MHz system clock. It uses a 25-MHz crystal for its input reference clock and outputs a 50-MHz RMII reference clock to the MAC.

3.1 100BASE-TX Transmit

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125-MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output.

The output current is set by an external 6.49-k Ω 1% resistor for the 1:1 transformer ratio. It has typical rise or fall times of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output drivers are also incorporated into the 100BASE-TX drivers.

3.2 100BASE-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, descrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Because the amplitude loss and phase distortion are functions of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125-MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the descrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

3.3 PLL Clock Synthesizer

The KSZ8041NL/RNL generates 125-MHz, 25-MHz, and 20-MHz clocks for system timing. Internal clocks are generated from an external 25-MHz crystal or oscillator. For the KSZ8041NL in RMII mode, these internal clocks are generated from an external 50-MHz oscillator or system clock.

3.4 Scrambler/Descrambler (100BASE-TX only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce EMI and baseline wander.

3.5 10BASE-T Transmit

The 10BASE-T drivers are incorporated with the 100BASE-TX drivers to allow for transmission using the same magnetic. The drivers also perform internal wave-shaping and pre-emphasize, and output 10BASE-T signals with a typical amplitude of 2.5V peak. The 10BASE-T signals have harmonic contents that are at least 27 dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

3.6 10BASE-T Receive

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400 mV or with short pulse widths to prevent noise at the RX+ and RX- inputs from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8041NL/RNL decodes a data frame. The receive clock is kept active during idle periods in between data reception.

3.7 SQE and Jabber Function (10BASE-T only)

In 10BASE-T operation, a short pulse is put out on the COL pin after each frame is transmitted. This SQE Test is required as a test of the 10BASE-T transmit/receive path. If transmit enable (TXEN) is high for more than 20 ms (jabbering), the 10BASE-T transmitter is disabled and COL is asserted high. If TXEN is then driven low for more than 250 ms, the 10BASE-T transmitter is re-enabled and COL is deasserted (returns to low).

3.8 Auto-Negotiation

The KSZ8041NL/RNL conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3u specification. Auto-negotiation is enabled by either hardware pin strapping (pin 30) or software (register 0h bit 12).

Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the highest common mode of operation. Link partners advertise their capabilities to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.

The following list shows the speed and duplex operation mode from highest to lowest:

- Priority 1: 100BASE-TX, full-duplex
- · Priority 2: 100BASE-TX, half-duplex
- Priority 3: 10BASE-T, full-duplex
- Priority 4: 10BASE-T, half-duplex

If auto-negotiation is not supported or the KSZ8041NL/RNL link partner is forced to bypass auto-negotiation, the KSZ8041NL/RNL sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and this allows the KSZ8041NL/RNL to establish a link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

The auto-negotiation link-up process is shown in the flow chart illustrated as Figure 3-1.



3.9 MII Management (MIIM) Interface

The KSZ8041NL/RNL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input or Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KSZ8041NL/RNL. An external device with MIIM capability is used to read the PHY status or to configure the PHY settings or both. Further details on the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 specification.

The MIIM interface consists of the following:

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with one or more PHY devices. Each KSZ8041NL/RNL device is assigned a unique PHY address between 1 and 7 by its PHYAD[2:0] strapping pins. Additionally, every KSZ8041NL/RNL device supports the broadcast PHY address 0, as defined per the IEEE 802.3 specification, which can be used to read or write to a single KSZ8041NL/RNL device, or write to multiple KSZ8041NL/RNL devices simultaneously.
- A set of 16-bit MDIO registers. Registers [0:6] are required, and their functions are defined per the IEEE 802.3 specification. The additional registers are provided for expanded functionality.

Table 3-1 shows the MII Management frame format for the KSZ8041NL/RNL.

	Preamble	Start of Frame	Read/ Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	ТА	Data Bits [15:0]	ldle
Read	32 1's	01	10	00AAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
Write	32 1's	01	01	00AAA	RRRRR	10		Z

 TABLE 3-1:
 MII MANAGEMENT FRAME FORMAT

3.10 Interrupt (INTRP)

INTRP (pin 21) is an optional interrupt signal that is used to inform the external controller that there has been a status update to the KSZ8041NL/RNL PHY register. Bits[15:8] of register 1Bh are the interrupt control bits and are used to enable and disable the conditions for asserting the INTRP signal. Bits[7:0] of register 1Bh are the interrupt status bits, and are used to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register 1Bh.

Bit 9 of register 1Fh sets the interrupt level to active high or active low.

3.11 MII Data Interface (KSZ8041NL only)

The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3 specification. It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:

- Supports 10 Mbps and 100 Mbps data rates
- · Uses a 25-MHz reference clock, sourced by the PHY
- · Provides independent 4-bit wide (nibble) transmit and receive data paths
- Contains two distinct groups of signals: one for transmission and the other for reception

By default, the KSZ8041NL is configured to MII mode after it is powered up or reset with the following:

- A 25-MHz crystal connected to XI, XO (pins 9, 8), or an external 25-MHz clock source (oscillator) connected to XI
- CONFIG[2:0] (pins 18, 29, 28) set to '000' (default setting)

3.12 MII Signal Definition (KSZ8041NL only)

Table 3-2 describes the MII signals. Refer to Clause 22 of the IEEE 802.3 specification for detailed information.

MII Signal Name	Direction (with respect to PHY, KSZ8041NL signal)	Direction (with respect to MAC)	Description	
TXC	Output	Input	Transmit Clock (2.5 MHz for 10 Mbps, 25 MHz for 100 Mbps)	
TXEN	Input	Output	Transmit Enable	
TXD[3:0]	Input	Output	Transmit Data [3:0]	
RXC	Output	Input	Receive Clock (2.5 MHz for 10 Mbps, 25 MHz for 100 Mbps)	
RXDV	Output	Input	Receive Data Valid	
RXD[3:0]	Output	Input	Receive Data [3:0]	
RXER	Output	Input, or (not required)	Receive Error	
CRS	Output	Input	Carrier Sense	
COL	Output	Input	Collision Detection	

TABLE 3-2:MII SIGNAL DEFINITION

3.12.1 TRANSMIT CLOCK (TXC)

TXC is sourced by the PHY. It is a continuous clock that provides the timing reference for Transmit Enable (TXEN) and Transmit Data [3:0] (TXD[3:0]).

TXC is 2.5 MHz for 10 Mbps operation and 25 MHz for 100 Mbps operation.

3.12.2 TRANSMIT ENABLE (TXEN)

TXEN indicates the MAC is presenting nibbles on TXD[3:0] for transmission. It is asserted synchronously with the first nibble of the preamble and remains asserted while all nibbles to be transmitted are presented on the MII, and is negated prior to the first TXC following the final nibble of a frame.

TXEN transitions synchronously with respect to TXC.

3.12.3 TRANSMIT DATA [3:0] (TXD[3:0])

TXD[3:0] transitions synchronously with respect to TXC. When TXEN is asserted, TXD[3:0] are accepted for transmission by the PHY. TXD[3:0] is "00" to indicate idle when TXEN is deasserted. Values other than "00" on TXD[3:0] while TXEN is deasserted are ignored by the PHY.

3.12.4 RECEIVE CLOCK (RXC)

RXC provides the timing reference for RXDV, RXD[3:0], and RXER.

- In 10 Mbps mode, RXC is recovered from the line while the carrier is active. RXC is derived from the PHY's reference clock when the line is idle or the link is down.
- In 100 Mbps mode, RXC is continuously recovered from the line. If the link is down, RXC is derived from the PHY's reference clock.

RXC is 2.5 MHz for 10 Mbps operation and 25 MHz for 100 Mbps operation.

3.12.5 RECEIVE DATA VALID (RXDV)

RXDV is driven by the PHY to indicate that the PHY is presenting recovered and decoded nibbles on RXD[3:0].

- In 10 Mbps mode, RXDV is asserted with the first nibble of the SFD (Start of Frame Delimiter), "5D", and remains asserted until the end of the frame.
- In 100 Mbps mode, RXDV is asserted from the first nibble of the preamble to the last nibble of the frame.

RXDV transitions synchronously with respect to RXC.

3.12.6 RECEIVE DATA [3:0] (RXD[3:0])

RXD[3:0] transitions synchronously with respect to RXC. For each clock period in which RXDV is asserted, RXD[3:0] transfers a nibble of recovered data from the PHY.

3.12.7 RECEIVE ERROR (RXER)

RXER is asserted for one or more RXC periods to indicate that a Symbol Error (for example, a coding error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sub-layer) was detected somewhere in the frame presently being transferred from the PHY.

RXER transitions synchronously with respect to RXC. While RXDV is deasserted, RXER has no effect on the MAC.

3.12.8 CARRIER SENSE (CRS)

CRS is asserted and deasserted as follows:

- In 10 Mbps mode, CRS assertion is based on the reception of valid preambles. CRS deassertion is based on the reception of an end-of-frame (EOF) marker.
- In 100 Mbps mode, CRS is asserted when a start-of-stream delimiter, or /J/K symbol pair is detected. CRS is deasserted when an end-of-stream delimiter, or /T/R symbol pair is detected. Additionally, the PMA layer deasserts CRS if IDLE symbols are received without /T/R.

3.12.9 COLLISION (COL)

COL is asserted in half-duplex mode whenever the transmitter and the receiver are simultaneously active on the line. This is used to inform the MAC that a collision has occurred during its transmission to the PHY.

COL transitions asynchronously with respect to TXC and RXC.

3.13 Reduced MII (RMII) Data Interface

The Reduced Media Independent Interface (RMII) specifies a low pin count MII. It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:

- Supports 10 Mbps and 100 Mbps data rates
- Uses a 50-MHz reference clock
- · Provides independent 2-bit wide (di-bit) transmit and receive data paths
- · Contains two distinct groups of signals: one for transmission and the other for reception

The KSZ8041NL is configured in RMII mode after it is powered up or reset with the following:

- A 500MHz reference clock connected to REFCLK (pin 9)
- CONFIG[2:0] (pins 18, 29, 28) set to '001'

The KSZ8041RNL is configured in RMII mode and outputs the 50-MHz RMII reference clock to the MAC on REF_CLK (pin 19) after it is powered up or reset with the following:

- A 25-MHz crystal connected to XI (pin 9) and XO (pin 8), or a 25-MHz reference clock connected to XI (pin 9)
- CONFIG[2:0] (pins 18, 29, 28) set to '001'

In RMII mode, unused MII signals, TXD[3:2] (pins 27, 26), are tied to ground.

3.14 RMII Signal Definition

Table 3-3 and Table 3-4 describe the RMII signals for KSZ8041NL and KSZ8041RNL. Refer to RMII specification for detailed information.

RMII Signal Name	Direction (with respect to PHY, KSZ8041NL signal)	Direction (with respect to MAC)	Description
REF_CLK	Input	Input or Output	Synchronous 50-MHz clock reference for receive, transmit, and control interface
TX_EN	Input	Output	Transmit Enable
TXD[1:0]	Input	Output	Transmit Data [1:0]
CRS_DV	Output	Input	Carrier Sense/Receive Data Valid
RXD[1:0]	Output	Input	Receive Data [1:0]
RX_ER	Output	Input, or (not required)	Receive Error

TABLE 3-3:RMII SIGNAL DESCRIPTION – KSZ8041NL

TABLE 3-4:RMII SIGNAL DESCRIPTION – KSZ8041RNL

RMII Signal Name	Direction (with respect to PHY, KSZ8041RNL signal)	Direction (with respect to MAC)	Description	
REF_CLK	Output	Input	Synchronous 50-MHz clock reference for receive, transmit, and control interface	
TX_EN	Input	Output	Transmit Enable	
TXD[1:0]	Input	Output	Transmit Data [1:0]	
CRS_DV	Output	Input	Carrier Sense/Receive Data Valid	
RXD[1:0]	Output	Input	Receive Data [1:0]	
RX_ER	Output	Input, or (not required)	Receive Error	

3.14.1 REFERENCE CLOCK (REF_CLK)

REF_CLK is a continuous 50-MHz clock that provides the timing reference for TX_EN, TXD[1:0], CRS_DV, RXD[1:0], and RX_ER.

The KSZ8041NL inputs the 50-MHz REF_CLK from the MAC or system board.

The KSZ8041RNL generates the 50MHz RMII REF_CLK and outputs it to the MAC.

3.14.2 TRANSMIT ENABLE (TX_EN)

TX_EN indicates that the MAC is presenting di-bits on TXD[1:0] for transmission. It is asserted synchronously with the first nibble of the preamble and remains asserted while all di-bits to be transmitted are presented on the RMII, and is negated prior to the first REF CLK following the final di-bit of a frame.

TX_EN transitions synchronously with respect to REF_CLK.

3.14.3 TRANSMIT DATA [1:0] (TXD[1:0])

TXD[1:0] transitions synchronously with respect to REF_CLK. When TX_EN is asserted, TXD[1:0] is accepted for transmission by the PHY. TXD[1:0] is "00" to indicate idle when TX_EN is deasserted. Values other than "00" on TXD[1:0] while TX_EN is deasserted are ignored by the PHY.

3.14.4 CARRIER SENSE/RECEIVE DATA VALID (CRS_DV)

CRS_DV is asserted by the PHY when the receive medium is non-idle. It is asserted asynchronously on detection of a carrier. This is when a squelch is passed in 10 Mbps mode, and when two non-contiguous zeros in 10 bits are detected in 100 Mbps mode. Loss of carrier results in the deassertion of CRS_DV.

As long as carrier detection criteria are met, CRS_DV remains asserted continuously from the first recovered di-bit of the frame through the final recovered di-bit, and it is negated prior to the first REF_CLK that follows the final di-bit. The data on RXD[1:0] is considered valid once CRS_DV is asserted. However, since the assertion of CRS_DV is asynchronous relative to REF_CLK, the data on RXD[1:0] is "00" until proper receive signal decoding takes place.

3.14.5 RECEIVE DATA [1:0] (RXD[1:0])

RXD[1:0] transitions synchronously to REF_CLK. For each clock period in which CRS_DV is asserted, RXD[1:0] transfers two bits of recovered data from the PHY. RXD[1:0] is "00" to indicate idle when CRS_DV is deasserted. Values other than "00" on RXD[1:0] while CRS_DV is deasserted are ignored by the MAC.

3.14.6 RECEIVE ERROR (RX_ER)

RX_ER is asserted for one or more REF_CLK periods to indicate that a Symbol Error (for example,. a coding error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sub-layer) was detected somewhere in the frame presently being transferred from the PHY.

RX_ER transitions synchronously with respect to REF_CLK. While CRS_DV is deasserted, RX_ER has no effect on the MAC.

3.14.7 COLLISION DETECTION

The MAC regenerates the COL signal of the MII from TX_EN and CRS_DV.

3.15 RMII Signal Diagram

The KSZ8041NL RMII pin connections to the MAC are shown in Figure 3-2.









3.16 HP Auto MDI/MDI-X

HP Auto MDI/MDI-X configuration eliminates the confusion of whether to use a straight cable or a crossover cable between the KSZ8041NL/RNL and its link partner. This feature allows the KSZ8041NL/RNL to use either type of cable to connect with a link partner that is in either MDI or MDI-X mode. The auto-sense function detects transmit and receive pairs from the link partner, and then assigns transmit and receive pairs of the KSZ8041NL/RNL accordingly.

HP Auto MDI/MDI-X is enabled by default. Writing "1" to register 1F bit 13 disables HP Auto MDI/MDL-X. Register 1F bit 14 selects MDI and MDI-X mode if HP Auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI-X. The IEEE 802.3 Standard MDI and MDI-X is defined in Table 3-5.

N	IDI	MC	I-X
RJ-45 Pin	Signal	RJ-45 Pin	Signal
1	TD+	1	RD+
2	TD-	2	RD-
3	RD+	3	TD+
6	RD-	6	TD-

TABLE 3-5: MDI/MDI-X PIN DESCRIPTION

3.16.1 STRAIGHT CABLE

A straight cable connects an MDI device to an MDI-X device, or an MDI-X device to an MDI device. Figure 3-4 depicts a typical straight cable connection between a NIC card (MDI) and a switch, or hub (MDI-X).



FIGURE 3-4: TYPICAL STRAIGHT CABLE CONNECTION

3.16.2 CROSSOVER CABLE

A crossover cable connects an MDI device to another MDI device, or an MDI-X device to another MDI-X device. Table 3-4 depicts a typical crossover cable connection between two switches or hubs (two MDI-X devices).





3.17 Power Management

The KSZ8041NL/RNL offers the following two power management modes:

Power Saving Mode

This mode is used to reduce power consumption when the cable is unplugged. It is in effect when the auto-negotiation mode is enabled, the cable is disconnected, and register 1F bit 10 is set to 1. Under the power saving mode, the KSZ8041NL/RNL shuts down all transceiver blocks, except for transmitter, energy detect, and PLL circuits. Additionally, for the KSZ8041NL in MII mode, the RXC clock output is disabled. RXC clock is enabled after the cable is connected and a link is established.

Power-saving mode is disabled by writing "0" to register 1F bit 10.

Power-Down Mode

This mode is used to power down the entire KSZ8041NL/RNL device when it is not in use. Power down mode is enabled by writing "1" to register 0 bit 11. In the power down state, the KSZ8041NL/RNL disables all internal functions, except for the MII management interface.

3.18 Reference Clock Connection Options

A crystal or clock source, such as an oscillator, is used to provide the reference clock for the KSZ8041NL/RNL.

Figure 3-6 illustrates how to connect the 25-MHz crystal and oscillator reference clock.

FIGURE 3-6: 25-MHZ CRYSTAL/OSCILLATOR REFERENCE CLOCK



For the KSZ8041NL, Figure 3-7 illustrates how to connect the 50-MHz oscillator reference clock for RMII mode.

FIGURE 3-7: 50-MHZ OSCILLATOR REFERENCE CLOCK FOR KSZ8041NL RMII MODE



3.19 Reference Circuit for Power and Ground Connections

The KSZ8041NL/RNL is a single 3.3V supply device with a built-in 1.8V low-noise regulator. The power and ground connections are shown in Figure 3-8 and Table 3-6.





TABLE 3-6:	KSZ8041NL/RNL POWER PIN DESCRIPTION
IADLL J-U.	

Power Pin	Pin Number	Description	
VDDPLL_1.8	2	Decouple with 1.0 μ F and 0.1 μ F capacitors to ground.	
VDDA_3.3	3	Connect to the board's 3.3V supply through ferrite bead.	
VDDIO_3.3	17	Connect to the board's 3.3V supply.	

4.0 REGISTERS

4.1 Register Map

Table 4-1 summarizes the register map.

TABLE 4-1: REGISTER MAP

Register Number (Hex)	Description
Oh	Basic Control
1h	Basic Status
2h	PHY Identifier 1
3h	PHY Identifier 2
4h	Auto-Negotiation Advertisement
5h	Auto-Negotiation Link Partner Ability
6h	Auto-Negotiation Expansion
7h	Auto-Negotiation Next Page
8h	Link Partner Next Page Ability
9h – 13h	Reserved
14h	MII Control
15h	RXER Counter
16h – 1Ah	Reserved
1Bh	Interrupt Control/Status
1Ch – 1Dh	Reserved
1Eh	PHY Control 1
1Fh	PHY Control 2

4.2 Register Descriptions

Table 4-2 provides a list of supported registers and their descriptions.

TABLE 4-2: REGISTER DESCRIPTIONS

Address	Name	Description	Mode (Note 4-1)	Default
Register 0h	– Basic Control	•	L	
0.15	Reset	1 = Software reset0 = Normal operationThis bit is self-cleared after a '1'is written to it.	RW/SC	0
0.14	Loop-Back	1 = Loop-back mode 0 = Normal operation	RW	0
0.13	Speed Select (LSB)	1 = 100 Mbps 0 = 10 Mbps This bit is ignored if auto-negotia- tion is enabled (register 0.12 = 1).	RW	Set by SPEED strapping pin. See Table 2-2 and Table 2-4 for details.
0.12	Auto-Negotiation Enable	 1 = Enable auto-negotiation process 0 = Disable auto-negotiation process If enabled, auto-negotiation result overrides the settings in register 0.13 and 0.8. 	RW	Set by NWAYEN strap- ping pin. See Table 2-2 and Table 2-4 for details.
0.11	Power Down	1 = Power-down mode 0 = Normal operation	RW	0
0.10	Isolate	1 = Electrical isolation of PHY from MII and TX+/TX- 0 = Normal operation	RW	Set by ISO strapping pin. See Table 2-2 and Table 2-4 for details.
0.9	Restart Auto-Negotiation	 1 = Restart auto-negotiation process 0 = Normal operation This bit is self-cleared after a '1' is written to it. 	RW/SC	0
0.8	Duplex Mode	1 = Full-duplex 0 = Half-duplex	RW	Inverse of DUPLEX strapping pin value. See Table 2-2 and Table 2-4 for details.
0.7	Collision Test	1 = Enable COL test 0 = Disable COL test	RW	0
0.6:1	Reserved		RO	000_000
0.0	Disable Transmitter	0 = Enable transmitter 1 = Disable transmitter	RW	0
Register 1h	– Basic Status			
1.15	100BASE-T4	1 = T4 capable 0 = Not T4 capable	RO	0
1.14	100BASE-TX Full Duplex	1 = Capable of 100 Mbps full- duplex 0 = Not capable of 100 Mbps full- duplex	RO	1

Address	REGISTER DESCRIP	Description	Mode (Note 4-1)	Default		
1.13	100BASE-TX Half Duplex	1 = Capable of 100 Mbps half- duplex 0 = Not capable of 100 Mbps half-duplex	RO	1		
1.12	10BASE-T Full Duplex	1 = Capable of 10 Mbps full- duplex 0 = Not capable of 10 Mbps full- duplex	RO	1		
1.11	10BASE-T Half Duplex	1 = Capable of 10 Mbps half- duplex 0 = Not capable of 10 Mbps half- duplex	RO	1		
1.10:7	Reserved	—	RO	0000		
1.6	No Preamble	1 = Preamble suppression 0 = Normal preamble	RO	1		
1.5	Auto-Negotiation Complete	 1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed 	RO	0		
1.4	Remote Fault	1 = Remote fault 0 = No remote fault	RO/LH	0		
1.3	Auto-Negotiation Ability	1 = Capable to perform auto- negotiation0 = Not capable to perform auto- negotiation	RO	1		
1.2	Link Status	1 = Link is up 0 = Link is down	RO/LL	0		
1.1	Jabber Detect	1 = Jabber detected 0 = Jabber not detected (default is low)	RO/LH	0		
1.0	Extended Capability	1 = Supports extended capabili- ties registers	RO	1		
Register 2h	– PHY Identifier 1					
2.15.0	PHY ID Number	Assigned to the 3rd through 18th bits of the Organizationally Unique Identifier (OUI). Kendin Communication's OUI is 0010A1 (hex)	RO	0022h		
Register 3h – PHY Identifier 2						
3.15:10	PHY ID Number	Assigned to the 19th through 24th bits of the Organizationally Unique Identifier (OUI). Kendin Communication's OUI is 0010A1 (hex)	RO	0001_01		
3.9:4	Model Number	Six bit manufacturer's model number	RO	01_0001		
3.3:0	Revision Number	Four bit manufacturer's revision number	RO	Indicates silicon revision		

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Mode Address Name Description Default (Note 4-1) Register 4h – Auto-Negotiation Advertisement 1 = Next page capable 4.15 Next Page RW 0 0 = No next page capability 4.14 RO 0 Reserved 1 = Remote fault supported 4.13 **Remote Fault** RW 0 0 = No remote fault 4.12 Reserved RO 0 [00] = No PAUSE [10] = Asymmetric PAUSE 4.11:10 [01] = Symmetric PAUSE 00 Pause RW [11] = Asymmetric & Symmetric PAUSE 1 = T4 capable 4.9 RO 0 100BASE-T4 0 = No T4 capability Set by SPEED strapping 1 = 100 Mbps full-duplex capable pin. 0 = No 100 Mbps full-duplex RW 4.8 100BASE-TX Full-Duplex See Table 2-2 and capability Table 2-4 for details. 1 = 100 Mbps half-duplex capa-Set by SPEED strapping ble pin. 4.7 100BASE-TX Half-Duplex RW 0 = No 100 Mbps half-duplex See Table 2-2 and Table 2-4 for details. capability 1 = 10 Mbps full-duplex capable 4.6 **10BASE-T Full-Duplex** 0 = No 10 Mbps full-duplex capa-RW 1 bility 1 = 10 Mbps half-duplex capable 4.5 10BASE-T Half-Duplex RW 1 0 = No 10 Mbps half-duplex capability 4.4:0 Selector Field [00001] = IEEE 802.3 RW 0 0001 Register 5h – Auto-Negotiation Link Partner Ability 1 = Next page capable 5.15 Next Page RO 0 0 = No next page capability 1 = Link code word received from partner 0 5.14 Acknowledge RO 0 = Link code word not yet received 1 = Remote fault detected 5.13 Remote Fault RO 0 0 = No remote fault 5.12 Reserved RO 0 [00] = No PAUSE [10] = Asymmetric PAUSE 5.11:10 Pause [01] = Symmetric PAUSE 00 RO [11] = Asymmetric & Symmetric PAUSE 1 = T4 capable 5.9 100BASE-T4 0 RO 0 = No T4 capability 1 = 100 Mbps full-duplex capable 0 = No 100 Mbps full-duplex RO 0 5.8 100BASE-TX Full-Duplex capability

TABLE 4-2:REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
5.7	100BASE-TX Half-Duplex	1 = 100 Mbps half-duplex capable 0 = No 100 Mbps half-duplex capability	RO	0
5.6	10BASE-T Full-Duplex	1 = 10 Mbps full-duplex capable 0 = No 10 Mbps full-duplex capability	RO	0
5.5	10BASE-T Half-Duplex	1 = 10 Mbps half-duplex capable 0 = No 10 Mbps half-duplex capability	RO	0
5.4:0	Selector Field	[00001] = IEEE 802.3	RO	0_0001
Register 6h	– Auto-Negotiation Expansio	on	L L	
6.15:5	Reserved	_	RO	0000_0000_000
6.4	Parallel Detection Fault	 1 = Fault detected by parallel detection 0 = No fault detected by parallel detection. 	RO/LH	0
6.3	Link Partner Next Page Able	 1 = Link partner has next page capability 0 = Link partner does not have next page capability 	RO	0
6.2	Next Page Able	 1 = Local device has next page capability 0 = Local device does not have next page capability 	RO	1
6.1	Page Received	1 = New page received0 = New page not received yet	RO/LH	0
6.0	Link Partner Auto-Negotia- tion Able	 1 = Link partner has auto- negotiation capability 0 = Link partner does not have auto-negotiation capability 	RO	0
Register 7h	– Auto-Negotiation Next Pag	je		
7.15	Next Page	1 = Additional next page(s) will follow 0 = Last page	RW	0
7.14	Reserved	_	RO	0
7.13	Message Page	1 = Message page 0 = Unformatted page	RW	1
7.12	Acknowledge2	1 = Will comply with message 0 = Cannot comply with message	RW	0
7.11	Toggle	1 = Previous value of the trans- mitted link code word equaled logic one 0 = Logic zero	RO	0
7.10:0	Message Field	11-bit wide field to encode 2048 messages	RW	000_0000_0001

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)
--

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
Register 8h	– Link Partner Next Page A	bility		
8.15	Next Page	1 = Additional Next Page(s) will follow 0 = Last page	RO	0
8.14	Acknowledge	1 = Successful receipt of linkword0 = No successful receipt of linkword	RO	0
8.13	Message Page	1 = Message page 0 = Unformatted page	RO	0
8.12	Acknowledge2	1 = Able to act on the information 0 = Not able to act on the information	RO	0
8.11	Toggle	1 = Previous value of transmitted link code word equal to logic zero 0 = Previous value of transmitted link code word equal to logic one	RO	0
8.10:0	Message Field	—	RO	000_0000_0000
Register 14	h – MII Control			
14.15:8	Reserved	_	RO	0000_0000
14.7	100BASE-TX Preamble Restore	 1 = Restore received preamble to MII output (random latency) 0 = Consume 1-byte preamble before sending frame to MII output for fixed latency 	RW	0 or 1 (if CONFIG[2:0] = 100) See Table 2-2 and Table 2-4 for details.
14.6	10BASE-T Preamble Restore	 1 = Restore received preamble to MII output 0 = Remove all 7-bytes of preamble before sending frame (starting with SFD) to MII output 	RW	0
14.5:0	Reserved	—	RO	00_0001
Register 15	h – RXER Counter			
15.15:0	RXER Counter	Receive error counter for Symbol Error frames	RO/SC	000h
Register 1E	Bh – Interrupt Control/Status			
1b.15	Jabber Interrupt Enable	1 = Enable Jabber Interrupt 0 = Disable Jabber Interrupt	RW	0
1b.14	Receive Error Interrupt Enable	1 = Enable Receive Error Interrupt 0 = Disable Receive Error Interrupt	RW	0
1b.13	Page Received Interrupt Enable	1 = Enable Page Received Interrupt 0 = Disable Page Received Interrupt	RW	0
1b.12	Parallel Detect Fault Inter- rupt Enable	1 = Enable Parallel Detect Fault Interrupt 0 = Disable Parallel Detect Fault Interrupt	RW	0

Address	Name	Description	Mode (Note 4-1)	Default
1b.11	Link Partner Acknowledge Interrupt Enable	1 = Enable Link Partner Acknowledge Interrupt 0 = Disable Link Partner Acknowledge Interrupt	RW	0
1b.10	Link Down Interrupt Enable	1= Enable Link Down Interrupt 0 = Disable Link Down Interrupt	RW	0
1b.9	Remote Fault Interrupt Enable	1 = Enable Remote Fault Interrupt 0 = Disable Remote Fault Interrupt	RW	0
1b.8	Link Up Interrupt Enable	1 = Enable Link Up Interrupt 0 = Disable Link Up Interrupt	RW	0
1b.7	Jabber Interrupt	1 = Jabber occurred 0 = Jabber did not occur	RO/SC	0
1b.6	Receive Error Interrupt	1 = Receive Error occurred 0 = Receive Error did not occur	RO/SC	0
1b.5	Page Receive Interrupt	1 = Page Receive occurred 0 = Page Receive did not occur	RO/SC	0
1b.4	Parallel Detect Fault Interrupt	1 = Parallel Detect Fault occurred 0 = Parallel Detect Fault did not occur	RO/SC	0
1b.3	Link Partner Acknowledge Interrupt	1= Link Partner Acknowledge occurred 0= Link Partner Acknowledge did not occur	RO/SC	0
1b.2	Link Down Interrupt	1= Link Down occurred 0= Link Down did not occur	RO/SC	0
1b.1	Remote Fault Interrupt	1= Remote Fault occurred 0= Remote Fault did not occur	RO/SC	0
1b.0	Link Up Interrupt	1= Link Up occurred 0= Link Up did not occur	RO/SC	0
Register 1E	h – PHY Control 1			
1e:15:14	LED mode	[00] = LED1 : Speed LED0 : Link/Activity [01] = LED1 : Activity LED0 : Link [10], [11] = Reserved	RW	00
1e.13	Polarity	0 = Polarity is not reversed 1 = Polarity is reversed	RO	_
1e.12	Reserved		RO	0
1e.11	MDI/MDI-X State	0 = MDI 1 = MDI-X	RO	_
1e:10:8	Reserved	—	_	_
1e:7	Remote loopback	0 = Normal mode 1 = Remote (analog) loop back is enabled	RW	0

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Address	Name	Description	Mode (Note 4-1)	Default
1e:6:0	Reserved	—	—	—
Register 1F	h – PHY Control 2			
1f:15	HP_MDIX	0 = Auto MDI/MDI-X mode 1 = HP Auto MDI/MDI-X mode	RW	1
1f:14	MDI/MDI-X Select	When Auto MDI/MDI-X is disabled, 0 = MDI mode Transmit on TX+/- (pins 7, 6) and Receive on RX+/- (pins 5, 4) 1 = MDI-X mode Transmit on RX+/- (pins 5,4) and Receive on TX+/- (pins 7, 6)	RW	0
1f:13	Pair Swap Disable	1 = Disable auto MDI/MDI-X 0 = Enable auto MDI/MDI-X	RW	0
1f.12	Energy Detect	 1 = Presence of signal on RX+/- analog wire pair 0 = No signal detected on RX+/- 	RO	0
1f.11	Force Link	1 = Force link pass 0 = Normal link operation This bit bypasses the control logic and allows the transmitter to send a pattern even if there is no link.	RW	0
Register 1F	h – PHY Control 2 (Continue	d)		
1f.10	Power Saving	1 = Enable power saving 0 = Disable power saving If power saving mode is enabled and the cable is disconnected, the RXC clock output (in MII mode) is disabled. RXC clock is enabled after the cable is con- nected and a link is established.	RW	0
1f.9	Interrupt Level	1 = Interrupt pin active high0 = Interrupt pin active low	RW	0
1f.8	Enable Jabber	1 = Enable jabber counter 0 = Disable jabber counter	RW	1
1f.7	Auto-Negotiation Complete	1 = Auto-negotiation processcompleted0 = Auto-negotiation process notcompleted	RW	0
1f.6	Enable Pause (Flow Con- trol)	1 = Flow control capable 0 = No flow control capability	RO	0
1f.5	PHY Isolate	1 = PHY in isolate mode 0 = PHY in normal operation	RO	0
1f.4:2	Operation Mode Indication	[000] = Still in auto-negotiation [001] = 10 BASE-T half-duplex [010] = 100 BASE-TX half-duplex [011] = Reserved [101] = 10 BASE-T full-duplex [110] = 100 BASE-TX full-duplex [111] = Reserved	RO	000
TABLE 4-2:	REGISTER DESCRIPTIONS	(CONTINUED)		
------------	------------------------------	-------------		
------------	------------------------------	-------------		

Address	Name	Description	Mode (Note 4-1)	Default
1f.1	Enable SQE test	1 = Enable SQE test 0 = Disable SQE test	RW	0
1f.0	Disable Data Scrambling	1 = Disable scrambler 0 = Enable scrambler	RW	0

Note 4-1 RW = Read/Write

RO = Read only

SC = Self-cleared

LH = Latch high

LL = Latch low

5.0 OPERATIONAL CHARACTERISTICS

5.1 Absolute Maximum Ratings (Note 5-1)

Supply Voltage (V _{DDPLL_1.8})	–0.5V to +2.4V
Supply Voltage (V _{DDPLL_3.3} , V _{DDPLL_3.3})	–0.5V to +4.0V
Input Voltage (all inputs)	–0.5V to +4.0V
Output Voltage (all outputs)	–0.5V to +4.0V
Storage Temperature (T _S)	–55°C to +150°C
ESD Performance Rating (Note 5-2)	+6 kV

5.2 Operating Ratings (Note 5-3)

Supply Voltage (V _{DDIO_3.3} , V _{DDA_3.3})	+3.135V to +3.465V
Ambient Temperature	
(T _A , Commercial)	0°C to +70°C
(T _A , Industrial)	
(T _A , Automotive Qualified)	–40°C to +85°C
Maximum Junction Temperature (T _J maximum)	+125°C
Thermal Resistance (θ_{JA})	34°C/W
Thermal Resistance (θ_{JC})	6°C/W
Note 5-1 Exceeding the absolute maximum rating may damage the device. Stresses gre	eater than the absolute

- **Note 5-1** Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.
- Note 5-2 Devices are ESD sensitive. Handling precautions are recommended. Human body model, $1.5 \text{ k}\Omega$ in series with 100 pF.
- **Note 5-3** The device is not guaranteed to function outside its operating rating.

6.0 ELECTRICAL CHARACTERISTICS

TABLE 6-1: ELECTRICAL CHARACTERISTICS (Note 6-1, Note 6-2)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
Supply Curr	ent	1				I
I _{DD1}	100BASE-TX	Chip only (no transformer); Full-duplex traffic @ 100% utilization		53.0	_	mA
I _{DD2}	10BASE-T	Chip only (no transformer); Full-duplex traffic @ 100% utilization	—	38.0	_	mA
I _{DD3}	Power-Saving Mode	Ethernet cable discon- nected (reg. 1F.10 = 1)	—	32.0	—	mA
I _{DD4}	Power-Down Mode	Software power-down (reg. 0.11 = 1)	—	4.0	—	mA
TTL Inputs						
V _{IH}	Input High Voltage	_	2.0	_	_	V
V _{IL}	Input Low Voltage	—		_	0.8	V
I _{IN}	Input Current	V _{IN} = GND ~ VDDIO		-10	10	μA
TTL Outputs	;					
V _{OH}	Output High Voltage	I _{OH} = -4 mA	2.4	_	_	V
V _{OL}	Output Low Voltage	I _{OL} = 4 mA	_	_	0.4	V
I _{oz}	Output Tri-State Leakage	_	_	_	10	μA
LED Outputs	5					
I _{LED}	Output Drive Current	Each LED pin (LED0, LED1)	_	8	_	mA
100BASE-T	X Transmit (measured differ	entially after 1:1 transformer	r)			
V _O	Peak Differential Output Voltage	100Ω termination across differential output	0.95	_	1.05	V
V _{IMB}	Output Voltage Imbalance	100Ω termination across differential output	_	_	2	%
	Rise/Fall Time	—	3	_	5	ns
	Rise/Fall Time Imbalance	—	0	—	0.5	ns
t _r , t _f	Duty Cycle Distortion	—		—	<u>+</u> 0.25	ns
	Overshoot	—		—	5	%
V _{SET}	Reference Voltage of ISET	—		0.65	_	V
_	Output Jitter	Peak-to-peak		0.7	1.4	ns
10BASE-T T	ransmit (measured different	tially after 1:1 transformer)				
V _P	Peak Differential Output Voltage	100Ω termination across differential output	2.2	_	2.8	V
	Jitter Added	Peak-to-peak		_	3.5	ns
t _r , t _f	Rise/Fall Time	_	_	25	_	ns
10BASE-T F	Receive	· · · · · · · · · · · · · · · · · · ·		•	•	
V _{SQ}	Squelch Threshold	5 MHz square wave		400	_	mV
Note 6-1		the single 3.3V supply KSZ		I	1	1

Note 6-1 Current consumption is for the single 3.3V supply KSZ8041NL/RNL device only, and includes the 1.8V supply voltage (VDDPLL_1.8) that is provided by the KSZ8041NL/RNL. The PHY port's transformer consumes an additional 45 mA @ 3.3V for 100BASE-TX and 70 mA @ 3.3V for 10BASE-T.

Note 6-2 $T_A = 25^{\circ}C$. Specification for packaged product only.

7.0 TIMING DIAGRAMS

7.1 MII SQE Timing

FIGURE 7-1: MII SQE TIMING (10BASE-T)



TABLE 7-1: MII SQE TIMING (10BASE-T) PARAMETERS

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t _P	TXC Period	-	400	—	ns
t _{WL}	TXC Pulse Width Low	-	200	—	ns
t _{WH}	TXC Pulse Width High	-	200	—	ns
t _{SQE}	COL (SQE) Delay After TXEN De-Asserted		2.5	—	us
t _{SQEP}	COL (SQE) Pulse Duration		1.0	—	us

7.2 MII Transmit Timing (10BASE-T)

FIGURE 7-2: MII TRANSMIT TIMING (10BASE-T)



Timing Parameter	Description	Min.	Тур.	Max.	Units
t _P	TXC Period	—	400	_	ns
t _{WL}	TXC Pulse Width Low	—	200	_	ns
t _{WH}	TXC Pulse Width High	—	200	-	ns
t _{SU1}	TXD[3:0] Setup to Rising Edge of TXC	10	—		ns
t _{SU2}	TXEN Setup to Rising Edge of TXC	10	—	_	ns
t _{HD1}	TXD[3:0] Hold from Rising Edge of TXC	0	—	-	ns
t _{HD2}	TXEN Hold from Rising Edge of TXC	0	—		ns
t _{CRS1}	TXEN High to CRS Asserted Latency	—	160	_	ns
t _{CRS2}	TXEN Low to CRS De-Asserted Latency	_	510	_	ns

TABLE 7-2: MII TRANSMIT TIMING (10BASE-T) PARAMETERS

7.3 MII Receive Timing (10BASE-T)

FIGURE 7-3: MII RECEIVE TIMING (10BASE-T)



TABLE 7-3: MII RECEIVE TIMING (10BASE-T) PARAMETERS

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t _P	RXC Period	—	400	—	ns
t _{WL}	RXC Pulse Width Low	—	200	—	ns
t _{WH}	RXC Pulse Width High	—	200	—	ns
t _{OD}	(RXD[3:0], RXER, RXDV) Output Delay from Rising Edge of RXC	182	_	225	ns
t _{RLAT}	CRS to (RXD[3:0], RXER, RXDV) Latency	—	6.5	—	μs

KSZ8041NL/RNL

7.4 MII Transmit Timing (100BASE-TX)



FIGURE 7-4: MII TRANSMIT TIMING (100BASE-TX)

TABLE 7-4: MII TRANSMIT TIMING (100BASE-TX) PARAMETERS

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t _P	TXC Period	_	40	_	ns
t _{WL}	TXC Pulse Width Low	—	20	—	ns
t _{WH}	TXC Pulse Width High	—	20	—	ns
t _{SU1}	TXD[3:0] Setup to Rising Edge of TXC	10	—	—	ns
t _{SU2}	TXEN Setup to Rising Edge of TXC	10	—	—	ns
t _{HD1}	TXD[3:0] Hold from Rising Edge of TXC	0	—	—	ns
t _{HD2}	TXEN Hold from Rising Edge of TXC	0	—	—	ns
t _{CRS1}	TXEN High to CRS Asserted Latency	—	34	—	ns
t _{CRS2}	TXEN Low to CRS De-Asserted Latency		33	_	ns

7.5 MII Receive Timing (100BASE-TX)



FIGURE 7-5: MII RECEIVE TIMING (100BASE-TX)

TABLE 7-5: MII RECEIVE TIMING (100BASE-TX) PARAMETERS

Timing Parameter	Description	Min.	Тур	Max.	Units
t _P	RXC Period	_	40	—	ns
t _{WL}	RXC Pulse Width Low	—	20	—	ns
t _{WH}	RXC Pulse Width High		20	—	ns
t _{OD}	(RXD[3:0], RXER, RXDV) Output Delay from Rising Edge of RXC	19	—	25	ns
	CRS to RXDV Latency	_	140	—	ns
t _{RLAT}	CRS to RXD[3:0] Latency	_	52	—	ns
	CRS to RXER Latency	—	60	—	ns

KSZ8041NL/RNL

7.6 RMII Timing

FIGURE 7-6: RMII TIMING – DATA RECEIVED FROM RMII



FIGURE 7-7: RMII TIMING – DATA INPUT TO RMII



TABLE 7-6: RMII TIMING PARAMETERS – KSZ8041NL

Timing Parameter	Description	Min.	Тур	Max.	Units
t _{cyc}	Clock Cycle	—	20	—	ns
t ₁	Setup Time	4	—	—	ns
t ₂	Hold Time	2	_	_	ns
t _{od}	Output Delay	3	—	9	ns

TABLE 7-7: RMII TIMING PARAMETERS – KSZ8041RNL

Timing Parameter	Description	Min.	Тур	Max.	Units
t _{cyc}	Clock Cycle	—	20	_	ns
t ₁	Setup Time	4	—	_	ns
t ₂	Hold Time	1	—	_	ns
t _{od}	Output Delay	9	11	13	ns

7.7 Auto-Negotiation Timing





TABLE 7-8: AUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING PARAMETERS

Timing Parameter	Description	Min.	Тур	Max.	Units
t _{BTB}	FLP Burst to FLP Burst	8	16	24	ms
t _{FLPW}	FLP Burst Width	_	2	_	ms
t _{PW}	Clock/Data Pulse Width	_	100	_	ns
t _{CTD}	Clock Pulse to Data Pulse	55.5	64	69.5	μs
t _{стс}	Clock Pulse to Clock Pulse	111	128	139	μs
_	Number of Clock/Data Pulse per FLP Burst	17	_	33	_

KSZ8041NL/RNL

7.8 MDC/MDIO Timing

FIGURE 7-9: MDC/MDIO TIMING



TABLE 7-9: MDC/MDIO TIMING PARAMETER

Timing Parameter	Description	Min.	Тур.	Max.	Unit
t _P	MDC Period	_	400	—	ns
t _{1MD1}	MDIO (PHY Input) Setup to Rising Edge of MDC	10	_	_	ns
t _{MD2}	MDIO (PHY Input) Hold from Rising Edge of MDC	4	_	_	ns
t _{MD3}	MDIO (PHY Output) Delay from Rising Edge of MDC	_	222	_	ns

7.9 Power-Up/Reset Timing

The KSZ8041NL/RNL reset timing requirement is summarized in Figure 7-10 and Figure 7-10.



TABLE 7-10: POWER-UP/RESET TIMING PARAMETERS

Parameters	Description	Min	Мах	Units
t _{VR}	Supply Voltage (V_{DDIO} 3.3, V_{DDA} 3.3) Rise Time	250		μs
t _{sr}	Stable Supply Voltage to Reset High	10	_	ms
t _{cs}	Configuration Setup Time	5	_	ns
t _{ch}	Configuration Hold Time	5	—	ns
t _{rc}	Reset to Strap-In Pin Output	6	_	ns

The supply voltage (V_{DDIO}_3.3 and V_{DDA}_3.3) power-up waveform should be monotonic. The 250 μ s minimum rise time is from 10% to 90%.

After the deassertion of reset, it is recommended to wait a minimum of 100 μ s before starting programming on the MIIM (MDC/MDIO) Interface.

7.10 Reset Circuit

The reset circuit in Figure 7-11 is recommended for powering up the KSZ8041NL/RNL if reset is triggered by the power supply.



FIGURE 7-11: RECOMMENDED RESET CIRCUIT

Figure 7-12 shows a reset circuit recommended for applications where reset is driven by another device (for example, the CPU or an FPGA). The reset out RST_OUT_n from CPU/FPGA provides the warm reset after power up reset. D2 is required if using different VDDIO voltage between the switch and CPU/FPGA. Diode D2 should be selected to provide maximum 0.3V V_F (Forward Voltage), for example, VISHAY BAT54, MSS1P2L. Alternatively, a level shifter device can also be used. D2 is not required if PHY and CPU/FPGA use same V_{DDIO} voltage.

FIGURE 7-12: RECOMMENDED RESET CIRCUIT FOR INTERFACING WITH CPU/FPGA RESET OUTPUT



7.11 Reference Circuits for LED Strapping Pins

The Figure 7-13 shows the reference circuits for pull-up, float, and pull-down on the LED1 and LED0 strapping pins.





8.0 SELECTION OF ISOLATION TRANSFORMER

A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode chokes is recommended for exceeding FCC requirements.

Table 8-1 gives the recommended transformer characteristics.

TABLE 8-1: TRANSFORMER SELECTION CRITERIA

Parameter	Value	Test Condition	
Turns Ratio	1 CT : 1 CT	—	
Open-Circuit Inductance (minimum)	350 μH	100 mV, 100 kHz, 8 mA	
Leakage Inductance (maximum)	0.4 μH	1 MHz (minimum)	
Inter-Winding Capacitance (typical)	12 pF	—	
DC Resistance (typical)	0.9Ω	—	
Insertion Loss (maximum)	-1.0 dB	0 MHz – 65 MHz	
HIPOT (minimum)	1500 V _{RMS}		

TABLE 8-2: QUALIFIED SINGLE PORT MAGNETICS

Magnetic Manufacturer	Part Number	Auto MDI-X	Number of Ports
Bel Fuse	S558-5999-U7	Yes	1
Bel Fuse (Mag Jack)	SI-46001	Yes	1
Bel Fuse (Mag Jack)	SI-50170	Yes	1
Delta	LF8505	Yes	1
LanKom	LF-H41S	Yes	1
Pulse	H1102	Yes	1
Pulse (low cost)	H1260	Yes	1
Transpower	HB726	Yes	1
TDK (Mag Jack)	TLA-6T718	Yes	1

9.0 SELECTION OF REFERENCE CRYSTAL

TABLE 9-1: TYPICAL REFERENCE CRYSTAL CHARACTERISTICS

Characteristics	Value	Units
Frequency	25	MHz
Frequency Tolerance (maximum)	±50	ppm
Load Capacitance	20	pF
Series Resistance	40	Ω

10.0 PACKAGE OUTLINE & RECOMMENDED LAND PATTERN

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

FIGURE 10-1: 32-LEAD QFN 5X5 PACKAGE



APPENDIX A: DATA SHEET REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS00002245B (11-17-17)	Figure 10-1	Updated the 32-LEAD QFN 5X5 Package illustration.
	_	Minor text changes throughout.
DS00002245A (05-02-17)	ALL	KSZ8041NL/RNL Datasheet initial conversion to Microchip DS00002245A.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, for example, on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X Interface	XXXX │││││ Package PoweiTemperature Option	 Examples: a) KSZ8041NL – 10BASE-T/100BASE-TX Physical Layer Transceiver, MII/RMII, 32-pin QFN Commercial temperature KZZ8041NL – 40PACE TX Physical temperature
Device:	KSZ8041 - Transceive	- 10BASE-T/100BASE-TX Physical Layer r	 b) KSZ8041NLI – 10BASE-T/100BASE-TX Physical Layer Transceiver, MII/RMII, 32-pin QFN, Industrial Temperature c) KSZ8041NL-AM – 10BASE-T/100BASE-TX Physical Layer Transceiver, MII/RMII, 32-pin
Interface:	Blank = R =	MII/RMII RMII	QFN Industrial temperature, Automotive Grade 3 d) KSZ8041RNLU – 10BASE-T/100BASE-TX Physical Layer Transceiver, RMII, 32-pin QFN
Package:	N =	32-pin QFN	Automotive Grade 3 e) KSZ8041RNL – 10BASE-T/100BASE-TX Physical Layer Transceiver, RMII, 32-pin QFN,
Power Option:	L =	Integrated LDO/LDO Controller/Regulator	Commercial temperature f) KSZ8041RNLI – 10BASE-T/100BASE-TX Physical Layer Transceiver, RMII, 32-pin QFN,
Temperature:	AM =	Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive Grade 3 (-40°C to +85°C) MII Versions Only) Automotive Grade 3 (-40°C to +85°C) III/RMII Version Only)	Industrial temperature

KSZ8041NL/RNL

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-2384-3

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Italy - Padova Tel: 39-049-7625286

> **Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

> > Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Singapore Tel: 65-6334-8870

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 66-2-694-1351

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan